I. INTRODUCTION
NPN-DHBTs based on the In 0.53 Ga 0.47 As/InP materials systems have wide RF bandwidth and high breakdown voltages and are suitable for application in mixed-signal ICs, high speed digital logic, millimeter-wave communications, and imaging and sensing at far-infrared wavelengths. 1 State of the art DHBTs simultaneously demonstrating record current gain/power gain cutoff frequencies (f s /f max ) of $0.5/1.1 THz and common emitter breakdown voltage (BV CEO ) of 3.5 V have been reported by Urteaga et al. 2 The high cutoff frequencies of these devices is the result of scaling to reduce carrier transit times and parasitic RC delays, which have been achieved by small epitaxial and lateral dimensions as well as high doping concentrations at the Ohmic contacts. 1 However, when the device is scaled, the DC current gain (b ¼ I C /I B ) decreases. 3, 4 As shown in Fig. 1 , experimental devices with base-emitter junction widths (W E ) of 200 and 75 nm exhibit b of approximately 20 and 8, respectively. Low b increases noise in HBT RF amplifiers and reduces DC gain and precision in analog ICs. Therefore, mitigating the reduction of b with scaling is important in the design of future scaling generations of terahertz (THz) HBTs.
To increase b, the base current must be reduced. In HBTs, the base current (I B ) consists of bulk (I B,Bulk ) and edge (I B,Edge ) components. I B,Bulk arises from recombination mechanisms in the bulk base semiconductor and is dominated in THz HBTs by Auger recombination due to the high doping concentration. 3 In THz HBTs, I B,Bulk is proportional to the emitter current and hence at a fixed current density scales in proportion to the base-emitter junction area,
where L E is the length of the emitter stripe. I B,Edge originates from surface recombination and from lateral diffusion of the injected electrons to the base contact via the bulk base region and through the surface depletion layer of the base semiconductor induced by surface defect states. [3] [4] [5] Since this current emanates from the edge of the base-emitter junction, it scales in proportional to the junction periphery, P je ¼ 2(W E þ L E ). The DC current gain in HBTs can be written as
where K B,Edge is the edge sheet current density and J C is the collector current density. The approximation in equations holds if L E ) W E . Current gain in THz DHBTs is small. b of a DHBT with a very wide emitter, i.e., negligible I B,Edge , is the ratio of the electron lifetime to the base transit time, i.e., b Bulk ¼ s n /s B. If the base doping concentration is increased, the Auger recombination lifetime decreases, and hence s n and b Bulk decrease. 3, 6 In a DHBT with a narrow emitter, b is also limited by the edge current, and b decreases as W E reduces. 3, 4 We have previously modelled DC current gain using a commercial transport simulator. 3, 4 From this model, b can be estimated for various HBT structural designs. In this paper, three DHBT geometries are designed for improved DC current gain.
II. SIMULATION PARAMETERS AND STRUCTURES
A cross-section of a typical experimental DHBT is shown in Fig. 2 . Under bias, electrons are injected from the emitter into the base. Beneath the base-emitter junction, most injected electrons traverse to the collector and become collector current. A portion of the electrons recombine with holes, generating I B,Bulk . At the vicinity of emitter edge, a fraction of injected electrons diffuse through the bulk base region towards the base contact. They then recombine at the contact, which leads to base current (bulk lateral diffusion). In our simulations of experimental devices, 3, 4 for HBTs with a 20 nm-thick base and 10 nm base-emitter distance (W gap ), this current contributes approximately 30% of the edge current. For devices with a 100 nm-wide emitter, at an emitter current density J E % 25 mA/lm 2 , the edge sheet current density K B,Edge (Ref.
3) due to lateral diffusion in the bulk is $20 lA/lm.
At the InGaAs/dielectric interface within the space between the base and the emitter contacts (the extrinsic base), the surface Fermi level is pinned by interface trap states, resulting in a surface depletion layer and producing the conduction-band profile shown in Fig. 3 . In the base, some fraction of the injected electrons will diffuse towards this depletion layer, where they will then be trapped by the high field. The trapped electrons then diffuse laterally towards the base contact. The trapped electrons either recombine en route with interface trap states (surface recombination) or recombine after reaching the contact (surface conduction). 5 The current due to surface recombination is proportional to the surface recombination velocity (SRV), v surf.Rec. , and the area of the extrinsic base, 2 Â W gap L E . In scaled HBTs, 11 W gap is less than 15 nm, from TEM analysis. For an InGaAs surface terminated by native oxide, v surf.Rec. ranges from 10 3 to 10 4 cm/s depending upon the surface trap density. 7 The resulting surface recombination current density is less than 1 lA/lm, which is negligible in comparison to other components of I B,Edge . The remainder of the edge current is primarily due to surface conduction. For HBTs with a 20 nm-thick base, a 100 nm-wide emitter, and W gap ¼ 10 nm, the surface conduction current density is $50 lA/lm at J E % 25 mA/lm 2 . The electron concentration in the surface inversion layer depends on the density of interface traps (D it ). With higher D it , more electrons accumulate at the interface, increasing surface conduction. D it on the extrinsic base is directly affected by the surface preparation prior to dielectric deposition. There is variation among HBT samples, which renders the evaluation of D it challenging. Since the intent of this study is to improve b by modifying the HBT geometry, D it in this work is assumed to be 5 Â 10 13 cm À2 eV
À1
, as obtained from the model fitted to results from experimental devices with a 20 nm thick base. 4 Precise setup and details of the physical models incorporated in the simulations have been reported in Refs. 3 and 4. Key parameters used in this work are listed in Table I .
Because of its complex structure, numerical solution to the coupled continuity, drift-diffusion, and Poisson's equations at the full HBT is computationally demanding. However, the simulation seeks only to determine DC current gain. The base layer of experimental DHBTs has a setback layer composed of lightly doped n-type InGaAs below it. At current densities below the Kirk effect limit (J Kirk ), at which the base push-out occurs, 1 the transport boundary condition at the base-collector junction depends solely on the field in the setback layer, and the InP collector design has no effect on b. Therefore, single-heterojunction bipolar transistors (SHBTs), identical to double-HBTs (DHBTs) except without the InP collector and superlattice grade, were simulated. b was computed using Synopsis V R Sentaurus, whereby the coupled equations were self-consistently solved.
The simulated SHBT structures have W E varying from 75 to 250 nm and have W gap of 10 nm. Starting from the emitter side, the base is composed of a thin layer of extremely heavily doped p-type In 0.53 Ga 0.47 As (pulse doped layer), followed by a layer of doping-graded p-type In 0.53 Ga 0.47 As. Because the base contact resistivity varies exponentially with doping concentration, 12 a surface pulse doping layer serves as a contact layer to reduce the base specific contact resistivity 1 and hence increase f max . The increased doping concentrations in the pulse-doped layer, compared to the doping-graded layer, induces an abrupt conduction band offset, as shown in Fig. 4 . This band offset, and its associated retarding field, opposes the diffusion of electrons towards the base top surface. This partially suppresses both surface conduction and bulk lateral diffusion towards the base contacts, and hence increases b. For the graded base, two designs, which generate similar magnitudes of quasi-electric field, were studied. The layer structures are listed in Table II . For the HBT geometries, a conventional HBT structure and two new designs were examined.
The first structure studied was a conventional mesa DHBT. Fig. 5(a) shows the cross-section of the simulated SHBT which emulates DHBTs fabricated using the process flow of Jain et al. 11 The base contact is formed immediately after the emitter semiconductor wet etch. Dielectric is then deposited by atomic layer deposition (ALD) to protect the InGaAs base top surface from subsequent process damage. Unlike Ref. 11, a pulse-doped base design, as listed in Table  II , is assumed.
The second structure used a trenched extrinsic base to increase b. Lateral diffusion of carriers can be suppressed if the distance between the base contact and the emitter (W gap ) is increased. 3 However, this also increases the base resistance 1 and decreases f max . If the pþ pulse-doping layer in the space between the base contacts and the emitter (W gap ) is removed by a digital surface etch, 13 the electrons carried in the bulk region in this gap will encounter an opposing field as they pass vertically from the graded InGaAs base, through the pulse-doping layer, and into the base contact. This will reduce the diffusion current reaching the base contact. The cross-section of this design is shown in Fig. 5(b) , where the pulse doping layer in the extrinsic base is removed prior to ALD dielectric deposition. The depth of the etch can be modulated precisely by the number of self-limiting oxidation/wet etch cycles. 13 A third design assumes a recessed base-emitter junction, necessarily formed by a junction regrowth technique. [14] [15] [16] In THz HBTs, high base doping is required for low contact resistivity 12 and for low sheet resistance in the base-emitter gap and under the emitter. 1 In particular, base doping > 10 20 cm À3 is necessary for <1 XÁlm 2 contact resistivity, 12 but such high doping, if present over the full base thickness in the base directly under the emitter, would result in high Auger recombination. 3 This design trade-off can be avoided by using a recessed base-emitter junction (Fig. 5(c) ), wherein the pþ pulse layer is present beneath the base contacts but not under the emitter. This structure requires either emitter 14, 16 or base regrowth. 15 For emitter regrowth, starting with epitaxial layers without the emitter semiconductor, the pþ pulse-doped layer in the active base region would be first removed by a digital etch, and the emitter semiconductor is then regrown by either metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE) 14, 16 within this region.
III. RESULT AND DISCUSSION
We first consider the conventional structure. The current gains of HBTs with very wide emitters, i.e., when the effect of edge current is insignificant, are extrapolated from the reciprocals of the y-axis intercepts, and are listed as b Bulk , the bulk DC current gain. The slope of the curves is 2K B,Edge /J C , from which the edge sheet current density (K B,Edge ) is extracted.
The inverse current gain vs. inverse emitter width for the conventional designs is shown in Fig. 6(a) . For layer structure A, which employs a 15 nm base grade, b Bulk and K B,Edge are 68 and 23.6 lA/lm, respectively. Devices with 100 nm W E exhibit b of 31. This implies that approximately 28% of the base current is due to the edge current at this W E . If the base grade is thinned to 10 nm (i.e., layer structure B), b Bulk increases to 104 and K B,Edge decreases to 21.2 lA/lm. At W E ¼ 100 nm, b % 39 and $32% of the base current originates from the edge. The edge current from both designs 3 is comparable to experimental values (20 lA/lm) in the devices without pulse doping. This implies that the opposing field (barrier) induced between the base pulse doping and the base graded layer does not adequately suppress the lateral diffusion current. Fig. 6 (b) shows 1/b vs. 1/W E for HBTs with the pulsedoped (pþþ) layer removed from the extrinsic base region, i.e., the trench-etched design. b Bulk in this geometry is similar to the values composed for the conventional design, since their active base regions are identical. With the extended effective W gap and with the barrier to the electrons in the bulk region, lateral diffusion is suppressed, causing K B,Edge for both layer structure A and B to drop to 18.2 and 11.8 lA/ lm, respectively. The corresponding b at 100 nm W E has been increased to 39 and 54, for layer structures A and B. The edge current contributes approximately 25% of the base current in both layer structures.
The trenched structure thus shows its potential to improve b. The trench etch process using a digital etch appears to be compatible with current HBT fabrication process, 11 and the trench depth can be well controlled. 13, 17 However, there are two disadvantages to this structure. The sheet resistance of the base increases in the region where the pulse-doped layer is removed. This increases the base access resistance (R bb ) and somewhat decreases f max . Furthermore, since b Bulk remains that of the conventional design, the improvement in b is still ultimately limited by Auger recombination. If these HBTs are to be scaled to W E ¼ 50 nm, b will decrease to 25-40 because a larger ratio of edge current to emitter current.
We now consider the recessed base-emitter junction. In this structure, it is possible to reduce both the edge current and the Auger recombination, by reducing the doping concentration in the active base region, increasing b Bulk , while increasing the doping concentration under the base contacts, reducing the contact resistance. Simulated results for this geometry are plotted in Fig. 6(c) . In the absence of the pulsedoped layer, the active base region is thin and lightly doped. Thus, the Auger recombination rate decreases, and b Bulk is greatly increased to 129 and 296 for layer structures A and B, respectively. Furthermore, lateral diffusion of electrons is reduced by the retarding field at the interface to the pulsedoped layer, and hence edge currents are further suppressed. K B,Edge is 10.6 and 6.3 lA/lm for layer structures A and B, respectively. The corresponding b at 100 nm W E increases to 62 and 119 in the structures, as a result of high b Bulk and low K B,Edge .
Among the three HBT geometries, the design with the recessed base-emitter junction demonstrates the best DC performance. To simultaneously achieve b > 50 and low base access resistance in HBTs with sub-100 nm emitter width, the recessed structure is desirable. A process flow involving both a digital etch of the pþ pulse-doped layer and emitter regrowths must be developed and integrated into the present HBT process flow in order to fabricate this structure. Fig. 7 shows a possible process flow which could be integrated. 18 Such a process would extend upon the work of Refs. 14-16. Recombination due to the defects at the regrowth interface is a significant concern.
The above analysis focuses on the effect of HBT geometry. Base current due to surface conduction can also be reduced if fewer electrons accumulate at the InGaAs/dielectric interface. With adequate surface pretreatment prior to ALD dielectric passivation, D it at the InGaAs/dielectric interface can be reduced. 19 This would weaken surface depletion, reduce surface conduction, and increase b.
IV. CONCLUSION
We have proposed three HBT geometries for increased current gain. The corresponding b was computed using TCAD simulation. A conventional structure with surface pulse-doped layer in the base does not significantly suppress edge current. A structure with a trenched extrinsic base should be relatively easy to incorporate into DHBT fabrication, but provides only a small suppression in edge current. A structure with a recessed base-emitter junction, though requiring a complex process flow, enables a lightly doped active base region and a retarding field suppressing electron diffusion to the base contacts, and thus exhibits the greatest improvement in b. If such structure can be fabricated by regrowth with adequately low defect density, b > 50 will be feasible in future scaling generations of DHBTs with sub-100 nm emitter width.
